Sign in

Go to Google Home

Web Images Video News News Maps more »

FPGA RTL cosimulation debug interface Search Advanced Search Preferences

Web

Results 1 - 10 of about 13,500 for FPGA RTL cosimulation debug interface. (0.30 seconds)

[PDF] PF: Co-Simulation for Component-wise FPGA Emulator Development

File Format: PDF/Adobe Acrobat - View as HTML

system simulator for **co-simulation**. The port **interface**. abstraction in F ... power of C-like **debugging** in an **RTL** environment. These ...

cag.csail.mit.edu/warfp2006/submissions/chung-cmu.pdf - Similar pages

[PDF] A new RTL debugging methodology in FPGA-based verification ...

File Format: PDF/Adobe Acrobat

RTL debugging methodology in FPGA-. based veification platform. This. method provides internal node probing. in the co-simulation environment. ... ieeexplore.ieee.org/iel5/9325/29636/01349442.pdf - Similar pages

Xilinx: Celoxica

Celoxica. Harness the potential of ESL design for Xilinx **FPGA**. ... algorithm analysis and **debug**, cycle-accurate simulation, Matlab and **RTL co-simulation**, ... www.xilinx.com/products/design_tools/logic_design/advanced/esl/celoxica.htm - 41k - Cached - Similar pages

Market-Driven Open-Cores SoC-Experience

RTL co-simulation (like Seamless) or C++ co-simulation is a second step in the tool chain. FPGA chip emulation and product prototyping is a third step. ... www.us.design-reuse.com/articles/article12378.html - 61k - Cached - Similar pages

Getting Practical with ESL Design Methodologies

It is a useful development for the linking of system models into event simulation, such as for RTL co-simulation with ESL models. ...

www.us.design-reuse.com/articles/article14286.html - 60k - <u>Cached</u> - <u>Similar pages</u> [<u>More results from www.us.design-reuse.com</u>]

Comparing debugging methods for embedded software - 10/14/2004 - EDN

For functional testing, virtual prototypes and **FPGA** prototype boards are useful. For performance tuning, an **RTL cosimulation** platform helps, especially for ... www.edn.com/article/CA468417.html - <u>Similar pages</u>

Assemble All Ye IP

You might choose an **FPGA**-vendor specific flow from Xilinx, Altera, or Lattice if ... The MathWorks has a bidirectional **co-simulation interface** to Mentor ... www.fpgajournal.com/articles 2005/20051115 ip.htm - 23k - Cached - Similar pages

[PDF] Automatic VHDL-C Interface Generation for Distributed Cosimulation ...

File Format: PDF/Adobe Acrobat

debugging tools) and produces a ready-to-use VHDL/C **cosimulation interface**. AdistributedsystemcanbespecifiedinVHDLasasetofinterconnectedmodules.Theleft ... www.springerlink.com/index/H0463U72683W1588.pdf - <u>Similar pages</u>

[PDF] Introduction: Philips requirement SAME 2004

File Format: PDF/Adobe Acrobat - View as HTML

use the same validation suite, environment for RTL. and FPGA debug purpose. Simulation times are Reposite like simulation appeleration.

times are ... Benefits like simulation acceleration, co-simulation, ...

www.eve-team.com/pdf/Art32.pdf - Similar pages

Aldec Inc. - The Design Verification Company - Products - Active ...

Active-HDL fills this gap by providing a co-simulation interface for Handel-C. ... To streamline development, simulation, and debugging Active-HDL allows to ...

www.aldec.com/products/active-hdl/pages/cosimulation/ - 30k - Cached - Similar pages

Result Page: 1 2 3 4 5 6 7 8 9 10 Next

Free! Speed up the web. Download the Google Web Accelerator.

FPGA RTL cosimulation debug inter Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2006 Google

Sign in

Go to Google Home

Web Images Video New! News Maps more »

FPGA RTL cosimulation debug interface Search Preferences

Web

Results 11 - 20 of about 13,500 for FPGA RTL cosimulation debug interface. (0.12 seconds)

[PDF] Connecting reality and simulation: Couple high speed FPGAs with ...

File Format: PDF/Adobe Acrobat - View as HTML

to the FPGA and back. This factors differ much from design to design. ... Table 1:

Benchmarks comparing RTL simulation, cosimulation and clock acceleration ...

www.ge-research.com/attach/IP_SOC2005.pdf - Similar pages

DeepChip Homepage

Synfora allowed us rapidly analyze and build various RTL implementations that ... slow instructions and creates the **interface** for the processor to the **FPGA**. ... www.deepchip.com/items/else06-08.html - 18k - <u>Cached</u> - <u>Similar pages</u>

[PDF] Hardware/software co-debugging for reconfigurable computing - High ...

File Format: PDF/Adobe Acrobat

the FPGA circuit with either the in-situ debugging interface, ... co-simulation using the

RTC. C. model for Hardware design ...

ieeexplore.ieee.org/iel5/7154/19255/00889560.pdf - Similar pages

press release - March 2001

Hierarchical System-on-Chip **cosimulation** and emulation now available ... the form of a **FPGA** shaped as a derivative of the Virtual Component **RTL** description, ... www.dolphin.fr/corporate/announcements/pressrelease/2001/press2001-03-20.html - 44k - <u>Cached</u> - <u>Similar</u> pages

[PDF] Microsoft PowerPoint - 10 SPIRIT Adoption SNPS Interop17 v 06.ppt

File Format: PDF/Adobe Acrobat

View model. **Co-simulation** -. SystemC and. existing **RTL**. **FPGA**. Need clean ... generator **interface**. Neutrality, built. usage of W3C, standards. **Debug** ...

www.synopsys.com/news/events/devforums/

2006/may/presentations/04_spirit_adoption_may2006.pdf - Similar pages

[PDF] Link for ModelSim 2

File Format: PDF/Adobe Acrobat

Interactive or batch mode **cosimulation**, **debugging**, testing, ... tecture to provide the

interface between. MATLAB and ModelSim. The same client/ ...

www.mathworks.com/mason/tag/proxy.html?dataid=8146&fileid=35639 - Similar pages

[PPT] Performance-Driven Multi-FPGA Partitioning Using Functional ...

File Format: Microsoft Powerpoint - View as HTML

Many RTL, logic level, physical level commercial CAD tools. ... Slow; Foreign software

debug environment. Common cosimulation approaches ...

nthucad.cs.nthu.edu.tw/~ta6133/DOC/02_codesign.ppt - Similar pages

Plug and Play Design Methodologies for FPGA-based Signal Processing

The hardware engineer will naturally want a complete RTL design and ... to enable powerful co-simulation (hardware and HDL simulation) and debug interfaces, ...

www.fpgajournal.com/articles_2005/20050308_xilinx.htm - 27k - Cached - Similar pages

[PDF] PowerPoint Presentation

File Format: PDF/Adobe Acrobat - View as HTML

Clock control, interface and debug. mechanism for an FPGA based x86 ... Start

development of control + **debug** software for host PC. •. **RTL** completion ... www.cag.csail.mit.edu/warfp2006/slides/mattner-intel-slides.pdf - Similar pages

TechOnLine - Hardware/Software Co-Verification of an MPEG-4 ...

HW/SW Co-Simulation with an RTL Simulator ... for the decoder was put into the processor and connected to the software debugger via a JTAG cable interface ... www.techonline.com/community/related_content/32096 - 68k - Cached - Similar pages

Result Page: **Previous** 1 2 3 4 5 6 7 8 9 1011 **Next**

Free! Speed up the web. Download the Google Web Accelerator.

FPGA RTL cosimulation debug inter Search

Search within results | Language Tools | Search Tips

Google Home - Advertising Programs - Business Solutions - About Google

©2006 Google

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	5335	(702/112,180;703/14,20,23, 27;716/5,16;717/114,132-133,156). ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/16 07:50
L2	338	1 and (user with (input debug\$3 instruction specif\$5)) and (test "initial runs" profiling instrumentation and (data results)) and (rerun repeat recursive feed-through)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/16 07:51
L3	995	(ICE FPGA emulation simulation benchmark) and (((profil\$3 measurement benchmark test) near4 (result output value data)) same ((reused input (fed adj (back into))) same (run retest repeat subsequent)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/16 07:52
L4	1	2 and 3 and FPGA and (netlist HDL RTL)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/16 07:52
L5	0	Gupta.in. and simulation and profiling and VHDL	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/16 08:02
L6	30	Gupta.in. and (simulation cosimulat\$3) and (profile instrumentation "hot spots")	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/16 08:06
L7	6	6 and programmable	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/16 08:18
L8	8	("6665855" "6202044" "5937179" "5911059").pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/16 08:19

S1	94	(programmable reconfigurable) and ((emulat\$4 simulat\$4 debug\$4 test\$3).ab. or (emulat\$4 simulat\$4 debug\$4 test\$3).clm.) and (hardware near configuration near3 program) and (Labview FPGA)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:20
S2	15	S1 and ((repeat\$4 iterat\$4) with (substep task subtask step portion subportion)) and (user near3 input)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:14
S3	85	S1 and (graphical GUI view\$3) and (host near4 (computer machine)) and (user near3 input)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:14
S4	13	S3 and ((repeat\$4 iterat\$4 successive recursiv\$4) with (substep task subtask step portion subportion run re-execut\$4 rerun))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:54
S5		S2 and S4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:16
S6	85	S3 and (FPGA same simulat\$4 emulat\$4 test\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:17
S7	34	S3 and (FPGA same (simulat\$4 emulat\$4 test\$4)) and compil\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:17
S8	1	S2 and S7	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:19

60						2006/40/44 45 44
S9	528	FPGA and (netlist RTL) and ((emulat\$4 simulat\$4 debug\$4 test\$3).ab. or (emulat\$4 simulat\$4 debug\$4 test\$3).clm.)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:41
S10	87	("host computer" and compiler) and ((repeat\$4 iterat\$4 successive recursiv\$4) with (substep task subtask step portion subportion run re-execut\$4 rerun)) and (netlist TAPR RTL HDL) and (FPGA FPD "programmable logic")	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:32
S11	7	S3 and S10	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF	2006/10/14 15:36
S12	64	Peck.in. and (measur\$4 configurable programmable) and (hardware same (program test\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:52
S13	23	S12 and (user with (input debug\$3 instruction specif\$5)).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:52
S14	3	S13 and debug\$4.clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 15:59
S15	9	S13 and test\$4.clm. and (user near4 input).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:00
S16	6	S15 not S14	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:03

S17	7	(S15 or S16) and (first same second).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:14
S18	1	S12 and ((user near4 (instruction input specif\$6)) and first and second and programmable and (debug\$4 feed-through)).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:17
S19	3	S12 and ((user near4 (instruction input specif\$6)) and (reconfigur\$5 programmable) and (debug\$4 feed-through)).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:30
S20	7	S17 and (input and user).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:31
S21	7	S20 and (user with (input debug\$3 instruction specif\$5)).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF	2006/10/14 17:52
S22	1	S20 and (user with (input and debug\$3)).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:32
S23	71	(S9 or S1 or S4 or S3) not S12 and FPGA and measurement and ((user near3 (change command input specification)) same (tool LABVIEW debugger GUI "user interface" (input adj device)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:43
524	30	S23 and compil\$4 and debug\$3 and (hardware with (configuration reconfig\$5 programmable))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF .	2006/10/14 17:51

S25	18	S24 not ("National Instruments".as. and @pd>="20020806")	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:47
S26	12	S24 not S25	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:53
S27	2	"11037652"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF	2006/10/14 16:53
S28	0	"37652".apn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:53
S29	0	"37652".an.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:54
S30	5	"037652".ap.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 16:54
S31	12	S25 and (("I/O" near4 port) sensor receptor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:43
S32	12	S31 and (debug\$4 emulat\$4 simulat\$4 test)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:46

S33	4	S32 and Axis.as. and debug\$4 and (user with input)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF	2006/10/14 17:47
S34	14	Tseng.in. and compil\$4 and debug\$3 and (hardware with (configuration reconfig\$5 programmable))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:52
S35	0	S34 and (user with (input debug\$3 instruction specif\$5)) and (profiling instrumentation) and (rerun repeat recursive)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR ·	OFF	2006/10/16 07:50
S36	0	S34 and (user with (input debug\$3 instruction specif\$5)) and (profiling instrumentation)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:54
S37	0	S34 and (user with (input debug\$3 instruction specif\$5)) and (profil\$3 instrumentation)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:54
S38	13	S34 and (user with (input debug\$3 instruction specif\$5)) and netlist	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:54
S39	12	S38 and ((repeat\$4 iterat\$4 successive recursiv\$4) with (substep task subtask step portion subportion run re-execut\$4 rerun))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:55
S40	12	S39 and ((test measurement performance benchmark) near8 (output data result feed))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:58

						
S41	12	(user same debug\$4) and S40	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 17:58
S42	995	(ICE FPGA emulation simulation benchmark) and (((profil\$3 measurement benchmark test) near4 (result output value data)) same ((reused input (fed adj (back into))) same (run retest repeat subsequent)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/16 07:52
S43	49	S42 and compil\$4 and ("user interface" and debug\$4) and ((benchmark parametric measurement profile performance test) near9 (parameter value data))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:07
S44	45	S43 not ("National Instruments".as. "Peck".in.)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:18
S45	4	S44 and ((instrumentation profiling profile) adj2 (result data metrics))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF ·	2006/10/14 18:15
S46	0	Chen.in. and FPGA and "Business Machines".as. and @rlad<="20030806"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:11
S47	158	Chen.in. and "Business Machines". as. and @rlad<="20030806"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:11
S48	4	S47 and simulation	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:11

S49	0	S47 and FPGA	US-PGPUB; USPAT;	OR	OFF	2006/10/14 18:11
		,	USOCR; EPO; JPO; DERWENT; IBM_TDB			,
S50	0	S47 and ICE	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF	2006/10/14 18:12
S51	. 14	ICE.ab. and ((instrumentation profiling profile) adj2 (result data metrics))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:13
S52	4	In-circuit-Emulation and debug\$4 and ((user developer) adj2 (input specification defined)) and programmable	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:14
S53	250	debug\$4 and ((user developer) adj2 (input specification defined)) and programmable and ((instrumentation profiling profile) adj2 (result data metrics))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:15
S54	40	S53 and ((FPGA and netlist) or (ICE or "In-Circuit-Emulation")) and user and (performance metrics profile measurement)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:18
S55	218	S53 not ("National Instruments".as. "Peck".in.)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:18
S56	19	S55 and ((FPGA and netlist) or (ICE or "In-Circuit-Emulation")) and user and (performance metrics profile measurement)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/14 18:18